Source Couple Logic ( SCL ) : Theory and Physical Design
نویسنده
چکیده
This study describes and presents the analysis for the Source-Coupled Logic (SCL) inverter as will as the effect of submicron layout parasitics. The SCL inverter circuit model and its operation is defined. The analysis for the SCL is carried from the point of view of input/output voltage characteristics and the effect of noise margin. The inverter gate delay model is described and the effect of biasing current on the delay is shown. The result shows that, the delay of the SCL inverter is decreased as biasing current increase. The simulation is done based on the 0.18 μ Silterra PDK. Different layouts for SCL inverter have been investigated for its effect on output voltage swing, switching noise and the area. The results show an important effect on the SCL output signals. PostSimulation was carried out on all proposed layouts using HSPICE and using 0.35 μ MIMOS Berhad PDK. The layout was done using Virtuous from Cadence where as the extraction done using Mentor Graphic-Caliber Interactive tool.
منابع مشابه
Design Strategies for Source Coupled Logic Gates
In this paper, a strategy for the design of source-coupled logic (SCL) gates both with and without an output buffer is proposed. Closed-form design equations to size bias currents and transistor aspect ratios to meet assigned specifications are derived from a simple SCL gate analytical delay model, shown to be sufficiently accurate by extensive simulations. The design criteria proposed are simp...
متن کاملDesign for Testability Implementation Of Dual Rail Half Adder Based on Level Sensitive Scan Cell Design
Design for testability (DFT) refers to hardware design styles or it is an added hardware that reduces test generation complexity and test cost, also increases test quality. Sleep Convention Logic (SCL) is an asynchronous logic style which is based on Null Convention Logic (NCL). In the SCL the combinational blocks are made of threshold gates. SCL utilizes power gating method to further reduce t...
متن کاملModeling Propagation Delay of MUX, XOR, and D-Latch Source-Coupled Logic Gates
In this paper, an analytical delay model of Source-Coupled Logic (SCL) gates is proposed. In particular, the multiplexer, the XOR and the D-latch gates are considered. The method starts from a linearization of SCL gates, and analysis of the equivalent circuit obtained is simplified by introducing the dominant-pole approximation. The delay expression obtained is quite simple and each term has an...
متن کاملAxisymmetric Problem of Thick Circular Plate with Heat Sources in Modified Couple Stress Theory
The main aim is to study the two dimensional axisymmetric problem of thick circular plate in modified couple stress theory with heat and mass diffusive sources. The thermoelastic theories with mass diffusion developed by Sherief et al. [1] and kumar and Kansal [2] have been used to investigate the problem. Laplace and Hankel transforms technique is applied to obtain the solutions of the governi...
متن کاملA Super-conducting Linac Driver for the Hfbr
A proton SCL has been proposed to drive an internal solid target placed at the core of the de-commissioned HFBR at BNL. The purpose is to take advantage of the HFBR instrumentation and facility for the generation of a continuous, high-intensity neutron source. The SCL driver accelerates protons to 1 GeV, operates in CW mode, and generates an average beam power of 10 MWatt. The average beam curr...
متن کامل